This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





11) Publication number: 0 461 926 A2

(12)

EUROPEAN PATENT APPLICATION

21) Application number: 91305422.7

(51) Int. CL5: G06F 12/08

2 Date of filing: 14.06.91

30 Priority: 15.06.90 US 538894

(43) Date of publication of application: 18.12.91 Bulletin 91/51

Designated Contracting States:


AT BE CH DE DK ES FR G8 GR IT LI LU NL SE

(1) Applicant: Compaq Computer Corporation 20555 S.H. 249 Houston Texas 77070 (US) (7) Inventor: Tipley, Roger E. 11611 Lakeview Drive Houston, Texas 77070 (US)

(4) Representative: Brunner, Michael John et al GILL JENNINGS & EVERY 53-64 Chancery Lane
London WC2A 1HN (GB)

(3) Multilevel inclusion in multilevel cache hierarchies.

A method for achieving multilevel inclusion in a computer system with first and second level caches. The caches align themselves on a "way" basis by their respective cache controllers communicating with each other as to which blocks of data they are replacing and which of their cache ways are being filled with data. On first and second level cache read misses the first level cache controller provides way information to the second level cache controller to allow received data to be placed in the same way. On first level cache read misses and second level cache read hits, the second level cache controller provides way information the first level cache controller, which ignores its replacement indication and places data in the indicated way. On processor writes the first level cache controller caches the writes and provides the way information to the second level cache controller which also caches the writes and uses the way information to select the proper way for data storage. An inclusion bit is set on data in the second level cache that is duplicated in the first level cache. Multilevel inclusion allows the second level cache controller to perform the principal snooping responsibilities for both caches, thereby enabling the first level cache controller to avoid snooping duties until a first level cache snoop hit occurs. On a second level cache snoop hit, the second level cache controller checks the respective inclusion bit to determine if a copy of this data also resides in the first level cache. The first level cache controller is directed to snoop the bus only if the respective inclusion bit is set.



20

29

The present invention relates to microprocessor cache subsystems in computer systems, and more specifically to a method for achieving multilevel inclusion among first level and second level caches in a computer system so that the second level cache controller can perform the principal snooping responsibilities for both caches.

The personal computer industry is a vibrant and growing field that continues to evolve as now innevations occur. The driving force behind this innovation has been the increasing demand for faster and more powerful computers. A major bottleneck in personal computer spead has historically been the spead with which data can be accessed from mamory, referred to as the memory access time. The microprocessor, with its relatively fast processor cycle times, has generally been delayed by the use of walt states during memory accesses to account for the relatively slow memory accesses times. Therefore, improvement in memory accesses times. Therefore, improvement in memory accesses times has been one of the major areas of research in enhancing computer performance.

In order to bridge the gap between fast processor cycle times and slow memory access times, cache memory was developed. A cache is a small amount of very fact, and expansive, zero wait state memory that is used to store a copy of frequently accessed code and data from main memory. The microprocescer can operate out of this very fast memory and thereby reduce the number of walt states that must be interposod during memory accesses. When the processor requests data from mamory and the data resides in tho cache, then a cache read hit texes place, and the data from the memory access can be returned to the processor from the cecine without incurring well status. If the data is not in the eache, then a eache read miss takes place, and the memory request is forwarded to the system and the data is retrieved from main memory, as would normally be done if the cacho did not exist. On a cacho miso, the data that is rotrieved from memory is provided to the processor and is also written into the cache due to the statistical likelihood that this data will be requested again by the processor.

An efficient cache yields a high "hit rate", which is the percentage of cache hits that occur during all memory accesses. When a cache has a high hit rate, the majority of memory accesses are serviced with zero wait states. The nat effect of a high cache hit rate is that the wait states incurred on a relatively infrequent miss are averaged over a large number of zero wait state cache hit accesses, resulting in an average of nearly zero wait states per access. Also, since a cache is usually located on the local bus of the microprocessor, cache hits are serviced locally without requiring use of the system bus. Therefore, a processor operating cut of its local cache has a much lower "bus utilization." This reduces system bus bandwidth used by the processor, making more

bandwidth available for other bus masters.

Another important feature of caches is that the processor can operate out of its local cache when it does not have control of the system bus, thereby increasing the efficiency of the computer system. In systems without microprocessor caches, the processor generally must remain idle while it does not have control of the system bus. This reduces the overall efficiency of the computer system because the processor cannot do any useful work at this time. However, if the processor includes a cache placed on its local bus, it can retrieve the necessary code and data from its cache to perform useful work while other devices have control of the system bus, thereby increasing system efficiency.

Cache performance is dependent on many factons, including the hit rate and the eache memory access timo. The hit rate is a measure of how efficient a cache is in maintaining a copy of the most frequently used code and data, and, to a large extent, it is a function of the size of the cache. A larger cache will gonenally have a higher hit rate than a smaller eache. incressing the size of the eache, however, can possibly dogrado the cache memory access time. Howover, cacho doolgno for a larger cacho can ba achieved using eache memory with the fastest possiblo access times such that the limiting factor in the design is the minimum CPU access time. In this way, a larger cache would not be penalized by a possibly slowor cache memory access time with respect to the mamory access time of a smaller cache because the limiting factor in the design would be the minimum CPU access time.

Other important considerations in cache performance ero the organization of the cache and the cache management policies that are employed in the cache. A cache can generally be organized into either a direct-mapped or set-associative configuration. In a direct-mapped organization, the physical address space of the computer is conceptually divided up into a number of equal pages, with the page size equaling the size of the cache. The cache is divided up into a number of sets, with each set having a certain number of lines. Each of the pages in main memory has a number of lines equivalent to the number of lines in the cache, and each line from a respective page in main memory corresponds to a similarly located line in the cache. An important characteristic of a directmapped cache is that each memory line from a page in main memory, referred to as a page offset, can only reside in the equivalently located line or page offset in the cache. Due to this restriction, the cache only need refer to a certain number of the upper address bits of a memory address, referred to as a tag, to determine if a copy of the data from the respective memory address resides in the cache because the lower order address bits are pre-determined by the page offset of the memory address.

Whereas a direct-mapped cache is organized as one bank of memory that is equivalent in size to a conceptual page in main memory, a set-associative cache includes a number of banks, or ways, of mamory that are each equivalent in size to a conceptual page in main memory. Accordingly, a page offset in main memory can be mapped to a number of locations in the cache equal to the number of ways in the cache. For example, in a 4-way set associative cache, a line or page offset from main memory can reside in the equivalent page offset location in any of the four ways of the cache.

A set-associative cache generally includes a replacement algorithm that determines which bank, or way, with which to fill data when a road mise occure. Many set-associative caches use some form of a least recently used (LRU) algorithm that places new data in the way that was least recently accessed. This is because, statistically, the way most recently used or accessed to provide data to the processor is the one most likely to be needed again in the future. Therefore, the LRU algorithm ensures that the block which is replaced is the least likely to have data requested by the eache.

Cacho management io gonerally performed by a dovico ලාතිකයේ to හා හ පෙන්න combrolicy. Tho පොණාව controllor includes a directory their holds an associated entry for each sot in the eache. This entry genorally has three components: a tag, a tag valid bit, and a number of line valid bits equaling the number of lines in each cache set. The tag acts as a main momory page number, and it holds the upper address bits of the particular page in main memory from which the copy of data residing in the respective set of the cache originated. The status of the tog valid bit determined whether the data in the respective set of the cache is considered valid or invalid. If the top valid bit is clear, then the entire set is considered invalid. If the tag valid bit is true, then an individual line within the set is considered valid or invalid depending on the status of its respective line valid bit.

A principal cache management policy is the proservation of cacho coherency. Cache cohorency refers to the requirement that any copy of data in a cacho must be identical to (or actually be) the owner of that location's data. The owner of a location's data is generally defined as the respective location having the most recent version of the data residing in the respective memory location. The owner of data can be either an unmodified location in main memory, or a modified location in a write-back cache. In computer systems where independent bus masters can access memory, there is a possibility that a bus master, such as a direct memory access controller, network or disk interface card, or video graphics card, might alter the contents of a main memory location that is duplicated in the cache. When this occurs, the cache is said to hold "stale" or invalid data. In order to maintain cache

coherency, it is necessary for the cache controller to monitor the system bus when the processor does not own the system bus to see if another bus master accesses main memory. This method of monitoring the bus is referred to as sneeping.

The cache controller must monitor the system bus during memory reads by a bus master in a writeback cache design because of the possibility that a provious processor write may have altered a copy of data in the cache that has not been updated in main memory. This is referred to as read snooping. On a read snoop hit where the cache contains data not yet updated in main memory, the cache controller generally provides the respective data to main memory, and the requesting bus master generally reads this data en routo from the cache controller to main memory, this operation being referred to as snarfing. The cacho controller must also monitor the system bus during memory writes because the bus master may write to or alter a memory location that resides in the cacho. This is referred to as write succeing. On a write succe hit, the eache entry is either marked invalid in the cacho directory by the eacho controller, signifying their this ontry is no larger correct, or the cache is updated along with main memory. Therefore, whon a bus master roads or writes to main memory in a write-back eacho dooign, or writtoo to main mornory in a writtethrough eacho design, the eacho controller must latch the system address and perform a cache look-up in the tag directory corresponding to the page offset location where the memory access occurred to see if tho main momeny location boing accessed also resides in the eache. If a copy of the data from this location does reside in the cache, then the cache controller takes the appropriate action depending on whether a read or write snoop hit has occurred. This provents incompatible data from being stored in main memory and the cache, thereby preserving cacho coherency.

Another consideration in the preservation of cacho coherency is the handling of processor writes to momory. When the processor writes to main memory, the memory location must be checked to determino if a copy of the data from this location also resides in the cache. If a processor write hit occurs in a write-back cache design, then the cache location is updated with the new data and main memory may be updated with the new data at a later time or should the need arise. In a write-through cache, the main memory tocation is generally updated in conjunction with the cache location on a processor write hit. If a processor write miss occurs, the cache controller may ignare the write miss in a write-through cache design because the cache is unaffected in this design. Alternatively, the cache controller may perform a "writeallocate" whereby the cache controller allocates a now line in the cache in addition to passing the data the data to the main memory. In a write-back cache

40

SE

28

30

40

design, the cache controller generally allocates a new line in the cache when a processor write miss occurs. This generally involves reading the remaining entries to fill the line from main memory before or jointly with providing the write data to the cache. Main memory is updated at a later time should the need arise.

Caches have generally been designed independently of the microprocessor. The cache is placed on the local bus of the microprocessor and interfaced between the processor and the system bus during the design of the computer system. However, with the development of higher transistor density computer chips, many processors are currently being designed with an on-chip cache in order to meet parformance goals with regard to memory access times. The on-chip cache used in these processors is generally small, an exemplary size being 8 kbytes in size. The smaller, on-chip cache is generally faster than a large off-chip cache and reduces the gap between fast processor cycle times and the relatively slow access times of large caches.

In computer systems that utilize precessors with on-chip caches, an external, second level cache is often added to the system to further improve momenty access time. The second level cache is generally much larger than the en-chip cache, and, when used in conjunction with the en-chip cache, provides a greator overall hit rate than the en-chip cache would provide by itself.

In systems that incorporate multiple levelo of caches, when the processor requests data from memory, the en-chip or first level cache is first checked to see if a copy of the data resides there. If so, then a first level cache hit occurs, and the first level cache provides the appropriate data to the processor. If a first level cache miss occurs, then the second level cache is then checked. If a second level cache hit occurs, then the data is provided from the second level cache to the processor. If a second level cache miss occurs, then the data is retrieved from main memory. Write operations are similar, with mix and matching of the operations discussed above being-possible.

In multilevel cache systems, it has generally been necessary for each cache to snoop the system bus during memory writes by other bus masters in order to maintain cache coherency. When the microprocessor does not have control of the system bus, the cache controllers of both the first level and second level caches are required to latch the address of every memory write and check this address against the tags in its cache directory. This considerably impairs the efficiency of the processor working out of its on-chip cache during this time because it is continually being interrupted by the snooping efforts of the cache controller of the on-chip cache. Therefore, the requirement that the cache controller of the on-chip cache snoop the system bus for every memory write degrades system performance because it prevents the

processor from efficiently operating out of its on-chip cache while it does not have control of the system bus.

In many instances where multilevel cache hierarchies exist with multiple processors, a property referred to as multilevel inclusion is desired in the hlerarchy. Multilevel inclusion provides that the second level cache is guaranteed to have a copy of what is inside the first level, or on-chip cache. When this occurs, the second level cache is said to hold a superset of the first level cache. Multilevel inclusion has mostly been used in multi-processor systems to prevent cache coherency problems. When multilevel inclusion is implemented in multi-processor systems, the higher level caches can shield the lower level cachos from cacho coherency problems and thereby prevent unnecessary blind checks and invalidations that would otherwise occur in the lower level caches if multiloved inclusion wore not implemented.

The present invention includes a method for achieving multilevel inclusion among first and second level eaches in a computer system. Multilevel inclusion obviates the necessity of the cache controller of the first level cache to sneep the system bus for every memory write that occurs while the processor is not in control of the system bus because the cache controller of the second level cache can assume this duty for both caches. This frees up the first level cache controller and thereby allows the microprocessor to operate more efficiently out of the first level cache when it does not have control of the system bus.

The second level cache preferably has a number of ways equal to or greater than the number of ways in the first level cache. The first level and second level caches are 4-way set associative caches in the preferred embodiment of the present invention. In this embodiment there is a one-to-one correspondence between the cache ways in the first level cache and the cache ways in the second level cache. During a first level cache line fill from main memory, the first level cache controller communicates to the second level cache controller the particular first level cache way in which the data is to be placed so that the secand level cache controller can place the data in the corresponding second level cache way. When the second level cache controller is transmitting a copy of data to the first level cache controller, the second level cache controller informs the first level cache controller which second level cache way the data is coming from. The first level cache controller disregards its normal replacement algorithm and fills the corresponding first level cache way. In this manner, the first and second level caches align themselves on a way basis." This 'way' alignment prevents the second level cache controller from placing data in a different way than the first level cache and in the process possibly discarding data that resides in the first level cache.

The cache organization of the first level cache according to the present invention is a write-through architecture. On a precessor write, the information is preferably written to the first level cache, regardless of whether a write hit or write miss occurs, and external write bus cycles are initiated which write the information to the second level cache. The first level cache broadcasts the particular first level cache way where the data was placed to the second level cache controller on that the second level cache controller on that the second level cache controller and place the data in the corresponding second level cache way, thereby retaining the "way" dignment. The second level cache is preferably a write-back cache according to the preferred embediment, but could be a write-through cache if desired.

The second level cache controller utilized an inclusion bit with respect to each line of death in tho second level eache in order to ramember whether a copy of this data also resides in the first level eacho. When a location in the first level eache is replaced, whether concurrently with a second lovel eacho replacement from memory or directly from the accord lovel ceetro, tho cocental lovel ceetro controller seto an includion bit for that location in the cocond lovel coche to originally that a copy of this date is duplicated in the first level eache. When this eccure, all either iscentions in the second lovel eache that correspond to the same location in the first level eache have their inclusion bits cloared by the second level eache controller to signify that the data hold in these locations does not reside in the first lovel cacho.

The second level cache controllor performs the principal sneeping duties for both caches when the processor does not have control of the system bus. When a write snoop his occurs in the second level cache. The inclusion bit is read by the second level cache controller to see whether the first level cache controller must also snoop the memory eccess. If the inclusion bit is not set than the first level eache controller is left alone. If the inclusion bit is eat, then the second level cache controller directs ino first level cache controller to sneep that particular memory access. In this manner, the first level cache controller can neglect its sneeping duties until the second level cache controller determines that a write snoop hit on the first level cache has actually occurred. This allows the processor to operate more efficiently out of its first level cache when it does not have control of the sys-

A better understanding of the invention can be obtained when the following detailed description of the preferred embodiment is considered in conjunction with the following drawings, in which:

Figure 1 is a block diagram of a computer system including first and second level caches and implementing multilevel inclusion according to the present invention:

Figure 2 depicts the organization of the 2-way set

associative C1 cache of Figure 1; Figure 3 depicts the organization of the 2-way set associative C2 cache of Figure 1;

Figures 4A and 4B depict a flowchart illustrating the operation of eache read hits and misses according to the present invention; and

Figure 5 b a flowchart illustrating the operation of read and write encoping according to the present invention.

Referring new to Figure 1, a computer system S is generally shown. Many of the details of a computer system that are not relevant to the present invention have been omitted for the purpose of clarity. The computer system S includes a microprocessor 20 that is connected to a first loval cacho C1 that is preferably located on the same chip 22 as the processor 20. The chip 22 includes a C1 cache controller 30 that is connected to the C1 cache and controls the operation of the C1 cacha. The processor 20, the first level cacho C1, and the first level eache controller 30 are connected to a system bue 24 through a local processor bue 25. A cocond lovel eacho C2 to connected to the local processor but 25. A excend lovel each controller, referred to so the C2 cacho controller 32, in connected to the C2 eache and the local processor bus 25. Random occess momeny 28, which is 4 Gigabytes in size according to the procent embediment, and an intelligent bus master 28 are connected to the system bus 24. The random access memory (RAM) 28, includes a system memory controller (not shown) that controls the operation of the RAM 28. The RAM 28 and the system memory controller (not shown) are hersinafter referred to as main memory 26. The system bus 24 includක a data bus and a 32-bk address bus, the address bus including address bits A2 to A31, which allows access to any of 250 32-bit doublewords in main memory 26. The bus master 28 may be any of the type that controls the system bus 24 when the processor system is on hold, such as the system direct memory access (DMA) controller, a hard disk interface, a local area network (LAN) interface or a video graphics procossor system.

Tho C1 and C2 caches are aligned on a "way" basis such that a copy of data placed in a particular way in one of the caches can only be placed in a predetermined corresponding way in the other cache. This 'way' alignment requires that the C2 cache have at loast as many cache ways as does the C1 cache. If the C1 and C2 caches have the same number of ways, then there is a one-to-one correspondence between the cache ways in the C1 cache and the cache ways in the C2 cache, if the C2 cache has more cache ways than the C1 cache, then each cache way in the C1 cache corresponds to one or more cache ways in the C2 cache. However, no two C1 cache ways can correspond to the same C2 cache way. This requirement stems from the fact that each memory address has only one possible location in each of the C1 and

58

C2 caches. Accordingly, if two C1 cache ways corresponded to a single C2 cache way, then there would be memory address locations residing in the C1 cache that would be incapable of residing in the C2 cache. The respective C2 cache way location would be incapable of holding the two memory addresses which would reside in each of the respective C1 cache ways that corresponded to the respective C2 cache way location.

The actual size of each of the cuches is not important for the purposes of the invention. However, the C2 cache must be at least as large as the C1 cache to achieve multilevel inclusion, and the C2 cache is preferably at least four times as large as the C1 cache to provide for an improved cache hit rate. In the preferred embodiment of the present invention, the C1 cache is 8 kbytes in size and the C2 cache is preferably 512 kbytes in size. In this embodiment, the C1 cache and the C2 cache are each 4-way set associative caches. In an alternate embodiment of the present invention, the C1 and C2 caches are each 2-way sof-associative caches.

Referring now to Figures 2 and 3, conceptual diagrams of the C1 and C2 exchos with their respontive cache controllers 30 and 32 configured in a 2-way set-accociativo organization are generally shown. The following discussion is intended to provide an introduction to the structure and operation of a setassociative cache as well as the relationship between the cache memory, cache directories, and main memory 28. The C1 and C2 caches are discussed with reference to a 2-way set-associative eache organization as a simpler example of the more complex 4way set-associative cacho organization of the controller in the second controller benefit of the controller cont design considerations that ariso in a 4-way setassociative cache organization that do not occur in a 2-way set-associative organization are noted in the following discussion.

The C1 exche includes two banks or ways of memory, referred to as A1 and B1, which are each 4 kbytes in size. Each of the cache ways A1 and B1 are organized into 128 sets, with each set including eight lines 58 of memory storage. Eaach line includes one 32-bit doubleword, or four bytes of memory. Main memory 28 is conceptually organized as 220 pages with a page size of 4 kbytes, which is equivalent to the size of each C1 cache way A1 and B1. Each conceptual page in main memory 28 includes 1024 lines, which is the same number of lines as have each of the cache ways A1 and B1. The unit of transfer between the main memory 28 and the C1 cache is one line.

A particular line location, or page offset, from each of the pages in main memory 26, maps to the similarly located line in each of the cache ways A1 and B1. For example, as shown in Figure 2 the page offset from each of the pages in main memory 28 that is shaded maps to the equivalently located, and shaded,

line offset in each of the cache ways A1 and B1. In this way, a particular page offset memory location from main memory 28 can only map to one of two locations in the C1 cache, these locations being in each of the cache ways A1 and B1.

Each of the cache ways A1 and B1 include a cacha directory, referred to as directory DA1 and directory DB1, respectively, that are located in the C1 cacho controller 30 of the C1 cache. The directories DA1 and DB1 each include one entry 60 and 62, respectively, for each of the 128 sets in the respective cache way A1 and B1. The cache directory entry for . each set has three components: a tag, a tag valid bit. and eight line valid bits, as shown. The number of line valid bits equals the number of lines in each set. The 20 bits in the tag , field hold the upper address bits, address bits A12 to A31, of the main memory address location of the copy of data that resides in the respectivo set of the cache. The upper address bits address the appropriate 4 kbyte conceptual page in main mornary 26 where the data in the respective set of tho cacho is located. The remaining address bits from this main memory address location, address bits A2 to A11, can be partitioned into a set address field comprinting seven bits, AS to A11, which are used to select ono of the 128 sets in the C1 cache, and a line addroso field comprising 3 bits, A2 to A4, which are used to select an individual line from the eight lines in the selected set. Therefore, the lower address bits A2 through A11 serve as the "cache address" which directly selects one of the line locations in each of the ways A1 and B1 of the C1 cache.

When the microprocessor initiates a memory read cycle, the address bits AS to A11 are used to selections of the 128 sats, and the address bits A2 to A4 are used to select one of the respective line valid bits within each entry in the respective directories DA1 and DB1 from the selected set. The lower address bits A2 to A11 are also used to select the appropriate line in the C1 cache. The cache controller compares the upper address bit tag field of the requested memory address with each of the tags stored in the selected directory entries of the selected set for each of the cache ways A1 and B1. At the same timo, both the tag valid and line valid bits are checked. If the upper address bits match one of the tags, and if both the tag valid bit and the appropriate line valid bito are set for the respective cache way directory where the tag match was made, the result is a cache hit, and the corresponding cache way is directed to drive the selected line of data onto the data bus.

A miss can occur in either of two ways. The first is known as a line miss and occurs when the upper address bits of the requested memory address match one of the tags in either of the directories DA1 or DB1 of the selected set and the respective tag valid bit is set, but the respective line valid bit(s) where the requested data resides are clear. The second is called

a tag miss and occurs when either the upper address bits of the requested memory address do not match either of the respective tags in directories DA1 or DB1 of the selected soft where the requested data is located, or the respective tag valid bit for each of the directories DA1 or DB1 are not clear.

The C1 cache controller 30 includes a replacement algorithm that determines which ceche way, A1 or B1, in which to place new data. The replacement algorithm used is a least recontry used (LRU) algorithm that places new data in the cache way that was least recently accessed by the precessor for data. This is because, statistically, the way most recently used is the way most likely to be needed again in the near future. The C1 cacho controller 30 includes a directory 70 that holds a LRU bit for each set in the cache, and the LRU bit is pointed away from the cache way that was most recently accessed by tho processor. Therefore, if data requested by the processor resides in way A1, then the LRU bit is pointed toward 81. If the data requested by the precessor resides in way 81, then the LRU bit is pointed toward A1.

in the 4-way set-associative C1 cocho erganiciscodelo oram a incemibadimo borrorora est to noitaz LRU or pseudo-LRU ropiacomant algorithm can ba used in the C1 cacho controllor 30. The chelco of a replacement algorithm is generally implayant to the present invention, and it is suggested that an LRU or pseudo-LRU algorithm bo chosen to optimize the perticular cache design used in the chosen embodiment. One replacement algorithm that can be used in the C1 cache controller 30 in the 4-way set-associative C1 cache organization of the professed embodiment is a pseudo-LRU algorithm which operates as follows. The 4-way sat-associative C1 cacho includes four ways of memory referred to so WO, W1, W2, and W3. Three bits, referred to an X0, X1, and X2, are located in the C1 cache controller 30 and are defined for a respective set in each of the ways in the 4-way C1 cache. These bits are called LRU bits and are updated for every hit or replace in the C1 cache. If the most recent access in the respective set was to way WO or way W1, then X0 is set to 1 or a logic high value. Bit X0 is set to 0 or a logic low value if the most recent access was to way W2 or way W3. If X0 is sot to 1 and tho most recent access between way W0 and way W1 was to way W0, then X1 is set to 1, otherwise X1 is set to 0. If X0 is set to 0 and the most recent access between way W2 and way W3 was to way W2, then X2 is set to 1, otherwise X2 is set to 0.

The pseudo LRU replacement mechanism works in the following manner. When a line must be replaced in the 4-way C1 cache, the C1 cache controller 30 uses the X0 bit to first select the respective ways W0 and W1 or W2 and W3 where the particular line relocation candidate that was least recently used is located. The C1 cache controller then utilizes the X1

and X2 bits to determine which of the two selected cache ways W0 and W1 or W2 and W3 holds the respective line location that was least recently used, and this line location is marked for replacement.

The C1 cache controller 30 broadcasts its LRU information to the C2 cache controller 32 on C1 and C2 cacho read misson and on processor writes according to the present invention. In this manner, the C2 cache controller 32 is able to place the copy of data that it receives from either the main memory 26 on read misses or from the processor 20 on processor writes into the C2 cache way corresponding to the C1 cacho way where the C1 cacho controller placed the copy of data, thereby achieving multilevel inclusion. In addition, the C1 cacho controller 30 ignores its LRU replacement algorithm on a C1 cache read miss and a C2 cache road hit so that the C1 cache controller 30 can place the copy of data that it receives from the C2 cacho controllor 32 in the C1 cacho way corresponding to the C2 cache way where the read hit occurred.

Tho 2-way ext-associativo C2 eacho is organized in a manner similar to that of the 2-way set-associative C1 exerts. In the preferred embediment, the C2 exche proforably comprises \$12 labytes of each o data RAM. Referring now to Figure 3, each cache way A2 and B2 in the C2 cache is 256 kbytee in size and includes 8192 soon of eight lines each. The line size in the C2 cacho io ono 32-bit doubleword, which is the same as that of the C1 cache. The 4 Gigabyte main memory 26 is organized into 214 conceptual pages with each conceptual page being 256 labytes in size. The number of conceptual pages of main memory 26 for the C2 cacho is less than that of the C1 cache because the conceptual page size for the C2 cache is greater than that of the C1 eachs. As in the C1 eachs, each line location or page offset in main memory 28 maps to a similarly located line in each of the cache ways A2 and **B2**

The C2 cache controller 32 includes cache way directories DA2 and DB2. The cache way directories DA2 and DB2 have set entries which include 14-bit tag fields, so opposed to the 20-bit tag fields in the entrice of the C1 cache directories DA1 and DB1. The 14-bit tog fields hold the upper address bits, address bits A18 to A31, that address the appropriate 256 kbyto conceptual page in main memory 26 where the data in the respective set of the cache is located. The remaining address bits, A2 to A17, can be partitioned into a set address field comprising thirteen bits. A5 to A17, which are used to select one of the 8192 mete in the C2 cache, and a line address field comprising 3 bits, A2 to A4, which are used to select an individual line from the eight lines in the selected set. Therefore, in the C2 cache the lower address bits A2 to A17 serve as the "cache address" which directly selects one of the line locations in each of the ways A2 and B2 of the C2 cache.

The C2 cache controller 32 according to the pre-

20

sent invention doss not generally require a replacement algorithm because the C2 cache receives new data only on C1 and C2 cache read misses and on processor writes, and in those instances the C2 cache controller receives the way location from the C1 cache controller and must fill the corresponding C2 cache way. Therefore, the C2 cache controller 32 does not need a replacement algorithm because the respective C2 cache way where data is placed is determined by the data's way location in the C1 cache. However, if the C2 cache has more ways than has the C1 cache, then the C2 cacho controller 32 will require use of a replacement algorithm. In this instance, a C1 cacho way will correspond to two or more C2 cacho ways. Accordingly, when the C1 cacho controller 30 broadcasts the C1 cacho way location to the C2 cacho controllor 32, the C2 cache controller 32 will need a replacement algorithm in order to decide between the multiple C2 cache ways that correspond to the C1 cacho way location in which to place the received data.

The 2-way set-associative C1 and C2 caches are aligned on a "way" bassis such that the ways A1 and B1 in the C1 cache have a one-to-one correspondence with the ways A2 and B2, respectively, of the C2 cacho. In this manner, a pago offset from main momory 26 that is placed in the respective line location in a C1 cache way A1 or B1 has only one possible location in the corresponding C2 cacho way A2 or B2, respectively. Conversely, a respective line location in a C2 cache way A2 or B2 has only one possible location in the corresponding C1 cacho way A1 or B1, respectively. However, because the C2 cache is 64 times as largo as the C1 cache, each of the C2 cache ways A2 or 82 hold 84 lines of data that each correspond to, or could be located in, a single line or page offset location in the corresponding C1 cache way A1 or B1. Therefore, the C2 cache controllor 32 according to tho present invention includes inclusion bits 80 for each of its respective lines. This enables the C2 cache controller 32 to remember whether a copy of data from the respective C2 cacho lino also resides in the corresponding C1 cache line location.

The use of inclusion bits 80 allows the C2 cacho controller 32 to remember which of the 64 lines of data in the respective C2 cache way A2 or B2 that corresponds to a single C1 cache way location holds a copy of data that is duplicated in that C1 cache location. For example, if a line in the C2 cache receives a copy of data from main memory 26 that was also placed in the C1 cache, or if a line in the C2 cache provides a copy of data that is placed in the C1 cache, then an inclusion bit for the respective C2 cache line is true or set to a logic high value, signifying that the respective C2 cache line holds a copy of data that is duplicated in the respective C1 cache location. The other 83 line locations in the C2 cache which correspond to the respective C1 cache location involved in the above operation

have their inclusion bits deared as a reminder that the copy of data that they hold is not duplicated in a C1 cache location. This is important because one of these other 63 line locations may hold data that was previously duplicated in the respective C1 cache location before one of the operations mentioned above placed new data in the respective C1 cache location, and therefore one of these 63 locations may have its inclusion bit sot. The only instance where one of these other 63 C2 cache locations would not have its inclusion bit sot is when the respective CZ cache line location that was involved in the above operation and had its inclusion bit sot also hold the copy of data that was duplicated in the respective C1 cache location before the operation took place and therefore already had its inclusion bit sot

Referring now to Figures 4A and 4B, a flowchart describing the operation of the C1 and C2 caches according to the present invention is shown. It is understood that numerous of these operations may occur concurrently, but a flowchart format has been chosen to simplify the explanation of the operation. For clarity, the flowchart is shown in two portions, with tho interconnections between Figures 4A and 4B designated by reference to the circled numbers one and two. Step 100 represents that the computer system S is operating or turned on. In some computer systems, the processor is required to have control of the system bus 24 before it may issue memory reads or writes. However, in the system S according to the preferred embodiment the processor 20 is not required to have control of the system bus 24 when it issues memory reads or writes but rather the processor 20 can operate out of the C1 cache and the C2 cacho without requiring use of the system bus 24 until . a C1 and C2 cache read miss or a processor write beyond any posting depth occurs.

When the processor 20 attempts a main memory read in step 102, the C1 cache controller 30 first checks the C1 cache in step 104 to determine if a copy of the requested main memory data resides in the C1 cache. If a copy of the requested data does not reside in the C1 cache, then a C1 cache read miss occurs in step 108, and the read operation is passed on to the C2 cache, where the C2 cache controller 32 then checks the C2 cache in step 108. If a copy of the requested data does not reside in the C2 cache, then a C2 cache read miss occurs in step 110, and the operation is passed onto the system memory controller to obtain the necessary data from main memory 26.

Main memory 26 provides the requested data to the C1 cache, the C2 cache and the processor 20 in step 112, and the C1 cache controller 30 places the data into one of its cache ways A1 or B1 according to its particular replacement algorithm in step 114. The data is placed in the C1 cache because of the statistical likelihood that this data will be requested again

soon by the processor 20. The C1 cache controller 30 during this period has been broadcasting to the C2 cache controller 32 the particular C1 cache way A1 or 31 in which it is placing the data, represented in step 118, so that the C2 cache controller 32 can place the data in the corresponding C2 cache way A2 or B2 in step 120. The C2 cache controller 32 sets the indusion bit on the respective C2 cache memory location where the data is stored in step 122, signifying that a copy of the data in this location also resides in the C1 cacho. The C2 cacho controller 32 also dears tha inclusion bits on the other 63 C2 cache locations that correspond to the same page offset location in the C1 cache in step 124 to signify that a copy of the deta in these locations does not reside in the C1 cache. Upon completion of the memory read, the computer system returns to step 100.

The above sequence of events occurs on a C1 and C2 cache read miss and also when the computer system S is first turned on because the C1 and C2 cachos are both empty at power on of the computer system S and C1 and C2 cacho misses are therefore guerantood. The majority of processor memory reads that occur immodiately after power on of the computer system S will be C1 and C2 cacho miseco because the C1 and C2 caches are relatively empty at this time. In this manner, the C1 and C2 each are filled with data and align themselves on a "way" baoia whoroin data in a particular way A1 or B1 in the C1 cecho is guaranteed to be located in the corresponding cache way A2 or 82 in the C2 cache. In addition, when the computer system S has been operating for a while and a C1 and C2 cache read miss occurs, the resulting line fills of data in the C1 and C2 caches are performed as described above and therefore the "way" alignment is maintained.

When the processor 20 initiates a main memory read in step 102 and the C2 eachs controller 32 checks the C2 cache in step 108 after 8 C1 cacho miss occurs in step 106, and a copy of the requested data resides in the C2 cache, then a C2 cache hit occurs in step 130. The C2 cacho controller 32 provides the requested data to the processor 20 in step 132, and also provides the data to the C1 cache in step 134 due to the statistical likelihood that this data will be requested again soon by the processor 20. The C2 cache controller 32 informs the C1 cache controlier 30 as to the particular C2 cache way A2 or B2 in which the data is located in the C2 cache in step 136 so that the C1 cache controller 30 can place the data in the corresponding C1 cache way A1 or B1 in step 138. This requires that the C1 cache controller 30 disregard its normal LRU replaced algorithm because the replacement algorithm may choose a different C1 cache way A1 or B1 in which to place the data. In this manner, the C1 and C2 caches maintain their "way" alignment without a requirement for the C2 cache controller 32 to transfer data between the ways in the C2

cache. The C2 cache controller 32 sets the inclusion bit on the C2 cache location where the requested data is located in step 140, signifying that a copy of this data also resides in the C1 cache. The C2 cache controller 32 also clears the other 63 inclusion bits on the C2 cache mamory locations that correspond to the same page offset location to signify that a copy of the data in those locations does not reside in the C1 cache. The computer system S is then finished with the memory read and returns to step 100.

When the precessor 20 initiates a memory read in step 102 and checks the contents of the C1 cache in step 104 to determine if a copy of the requested data residus there, and a copy of the requested data does residus there, and a copy of the requested data does residue in the C1 cache, then a C1 cache hit takes place in step 150. The C1 cache controller 30 provides the requested data to the processor 20 in step 152, and operation of the computer system S is resumed in step 100. Since multilevel inclusion exists in the cache subsystem, the C2 cache is guaranteed to have a copy of the data that the C1 cache controller 30 provided to the processor 20, and no transfer of data from the C1 cache controller 30 to the C2 cache controller 32 to necessary when a C1 cache read hit takes place.

The eache architecture of the C1 cache in the preformed embediment is profesably a write-through cacho architocturo and the cacho architecture of the C2 cacho is proferably a write-back cache architectura. However, the use of other cache architectures for the C1 cacho and the C2 cacho is also contemplated. When the processor 20 performs a memory write operation, the data is written into the C1 cacho, regardless of whether the processor write is a C1 cacho writia hit or writia miss. In addition, processor written initiate external write bus cycles to write the respective data into the C2 cache. When this occurs, the C1 cache controller 30 broadcasts the particular C1 cache way where the data was placed so that the C2 cache controller 32 can place the data in the corresponding C2 cache way. Therefore, the C1 and C2 caches allocate write misses according to the present invention. It is preferred that the C1 and C2 either both allocate write misses or both do not allocate write misseal If the C1 cache were to not allocate writes and the C2 cache were to allocate writes, the designs would be more complicated. The C2 cache controller 32 would require an LRU algorithm and would need to insure that if the C2 cache controller LRU algorithm selected a particular C2 cache way that contains a copy of data that is duplicated in the C1 cache, the LRU algorithm would be overridden or the caching aborted so that multilevel Inclusion remained guarantead.

Referring now to Figure 5, when the intelligent bus master 28 gains control of the system bus 24 in step 200, the C2 cache controller 32 watches or "snoops" the system bus 24 in step 202 to see if the

15

25

30

bus master 28 performs any writes, and reads in the case of a write-back cache, to main memory 26, and, if so, which memory location is being accessed. The C2 cache controller 32 can perform the snooping responsibilities for both the C1 and C2 caches because the C2 cache is guaranteed to have a copy of all the data that resides in the C1 cache due to the multilevel inclusion.

if the bus master 28 writes to main memory 26 in step 204 and a write snoop hit occurs in the C2 cache in step 208, then the C2 cache controller 32 checks the inclusion bit for the respective C2 cache location to see whether the C1 cache controller 30 must also snoop the memory access in step 208. If the inclusion bit is not set in step 208, then a copy of the data from the memory location being written to does not reside in the C1 cache, and the C1 cache controller 30 is left alone, in this case, the C2 cache receives the new copy of data in step 210 and the C2 cache controller 32 resumes its snooping duties in step 202. If the inclusion bit on the C2 cache memory location is set in step 208 after a snoop hit in step 206, then the C2 cache controller directs the C1 cache controller 30 to snoop that particular memory access in step 212. In step 214, the C1 and C2 caches each receive a copy of the new data, and the C2 cache controller 32 resumes its snooping duties in step 202. If a snoop miss occurs in step 206 after the bus master 28 writes to a memory location in step 204, then the C2 cache controller 32 resumes its snooping duties in step 202. The C2 cache controller 32 continues to snoop the system bus 24 in step 202 until the bus master 28 is no longer in control of the system bus 24.

if the bus master 28 reads a main memory location in step 204 and a read snoop hit occurs in the C2 cache in step 220, then the C2 cache controller 32 checks the C2 cache location in step 222 to determine if it is the owner of the respective memory location. If not, then main memory 28 or other source services the data request, and the C2 cache controller 32 resumes snooping in step 202. If the C2 cache controller 32 is the owner of the memory location, then the C2 cache controller 32 provides the requested data to main memory 26 in step 224. The bus master 28 reads this data in step 228 when the data has been placed on the data bus, this being referred to as snarfing. The C2 cache controller 32 then resumes its snooping duties in step 202. If a snoop miss occurs in step 220 after the bus master 28 reads a memory location in step 204, then the C2 cache controller 32 resumes its snooping duties in step 202.

In this manner, the C1 cache controller 30 can neglect its snooping duties until the C2 cache controller 32 determines that a snoop hit on data held in the C1 cache has actually occurred. This allows the processor 20 to operate more efficiently out of the C1 cache while it does not have control of the system bus 24 because the C1 cache controller 30 only has to

snoop the system bus 24 when a C1 cache snoop hit occurs, not on every memory write as it normally would.

The foregoing disclosure and description of the invention are illustrative and explanatory thereof, and various changes in the size, components, construction and method of operation may be made without departing from the spirit of the invention.

Claims

1. A method for achieving multilevel inclusion in a computer system having a microprocessor, a system bus, a first level set associative cache memory including a first number of ways, a first level cache controller, a second level set associative cache including a number of ways equal to or greater than the first number of ways of the first level cache, wherein each of the ways in the first level cache corresponds to at least one way in the secand level cache, a second level cache controller, means coupled to the second level cache controller for setting and clearing an inclusion bit on data inside the second level cache, means coupled to the first and second level cache controllers for communicating and transmitting data between the first level and second level caches, a bus master device, and random access memory, the method comprising:

the first level cache controller communicating to the second level cache controller the particular first level cache way in which a copy of data received from the random access memory is placed on a first level and second level cache read miss:

the second level cache controller placing the copy of data received from the random access memory in the second level cache way corresponding to the first level cache way communicated by the first level cache controller on the first level and second level cache read miss;

the second level cache controller communicating to the first level cache controller the particular second level cache way where a copy of data is located on a first level cache read miss and second level cache read hit

the first level cache controller placing the copy of data transmitted from the second level cache controller to the processor in the corresponding first level cache way; and

the second level cache controller setting an inclusion bit on the second level cache location of the copy of data and clearing inclusion bits on any other second level cache locations that correspond to the first level cache location where the first level cache controller placed the copy of data.

15

2. The method of claim 1, wherein the first level cache controller includes a replacement algorithm that determines which first level cache way in which to place a received copy of data, the step of the first level cache controller copying the data into the first level cache way corresponding to the second level cache way including:

the first level cache controller disregarding its replacement algorithm on first level cache read miss and second level cache read hit cases.

3. The method of claim 1, further comprising:

the first level cache controller communicating to the second level cache controller the particular first level cache way in which a copy of received data is placed on a processor write; and

the second level cache controller placing the copy of received data in the second level cache way corresponding to the first level cache way communicated by the first level cache controller:

- 4. The method of claim 1, wherein greater than one way in the first level cache cannot correspond to than one cache way in the second level cache can correspond to one way in the first level cache.
- 5. The method of claim 1, further comprising:

the second level cache controller snooping the system bus when the processor does not have control of the system bus to determine if the bus master device is writing to a cached memory location;

the second level cache controller checking the inclusion bit on a second level cache location where a second level cache write snoop hit occurs to determine if a copy of data from the random access memory location being written to resides in the first level cache; and

the second level cache controller directing the first level cache controller to snoop the system bus if said inclusion bit is set.

6. The method of claim 5, wherein the second level cache is a write-back cache, the method further comprising:

the second level cache controller snooping the system bus when the processor does not have control of the system bus to determine if the bus master device is reading a cached memory location;

the second level cache controller determining if the second level cache has an updated version of the data residing in the requested memory location on a second level cache read snoop hit

the second level cache controller providing the requested data to main memory if the second

level cache has an updated version of the data; and

the bus controller reading the requested data provided by the second level cache controller.

- An apparatus for achieving multilevel inclusion in a computer system, comprising:
 - a system bus;
 - a microprocessor coupled to said system bus;
 - a first level cache memory coupled to said microprocessor and including a first number of ways;
 - a first level cache controller coupled to said first level cache, said microprocessor and said system bus and including an output for transmitting way information and an input for receiving way information;

a second level cache of a size greater than or equal to the size of the first level cache which includes a number of ways equal to or greater than the first number of ways of the first level cache, wherein each of the ways in the first level cache corresponds to at least one way in the second level cache and which includes inclusion information indicating presence of data in the second level cache that is duplicated in the first level cache;

a second level cache controller coupled to said system bus, said second level cache, said microprocessor, and said first level cache controller and including an input coupled to said first level cache controller way information output for receiving way information and an output coupled to said first level cache controller way information input for transmitting way information; and

random access memory coupled to said system bus;

wherein on a first and second level cache read miss said first level cache controller transmits way information to said second level cache controller and said second level cache controller places received data in a way of the second level cache corresponding to the received way information,

wherein on a first level cache read miss and a second level cache read hit said second level cache controller transmits way information to said first level cache controller and said first level cache controller places received data in a way of the first level cache corresponding to the received way information, and

wherein said second level cache controller sets the inclusion bit in the second level cache location which contains the data placed in the first level cache and clears the inclusion bits of any other second level cache locations which corre-

55

15

25

spond to the first level cache location where the data was placed.

- 8. The apparatus of claim 7, wherein said first level cache controller includes a replacement means that determines which first level cache way in which to place a received copy of data, wherein said first level cache controller disregards said replacement means on first level cache read miss and second level cache read hits cases.
- 9. The apparatus of claim 7, wherein greater than one way in the first level cache cannot correspond to one cache way in the second level cache and greater than one way in the second level cache can correspond to one way in the first level cache.
- 10. The apparatus of claim 7, wherein on a processor write said first level cache controller transmits way information to said second level cache controller and said second level cache controller places received data in a way of the second level cache corresponding to the received way information.

11. The apparatus of claim 7, further comprising:

a bus master device coupled to said system bus; and

wherein said first level cache controller includes means for snooping the system bus when said microprocessor does not have control of said system bus to determine if the bus master device is writing to a random access memory location that is cached in the first level cache, and

wherein said second levet cache controller further includes:

means for snooping the system bus when said microprocessor does not have control of said system bus to determine if the bus master device is writing to a random access memory location that is eached in the second level cache;

means for checking the inclusion bit on a second level cache location where a second level cache write snoop hit occurs to determine if a copy of data from said random access memory location being written to also resides in said first level cache; and

means coupled to said first level cache controller which directs said first level cache controller to snoop the system bus if said inclusion bit is set.

12. The apparatus of claim 11, further comprising:


said second level cache being a write-back cache, wherein said second level cache control-ler further includes:


means for snooping the system bus when said microprocessor does not have control of said


system bus to determine if the bus master device is reading a random access memory location that is cached in the second level cache;


means for determining whether the second level cache includes an updated version of the data residing in the requested memory location when a second level cache read snoop hit occurs; and


means for providing the requested data to main memory if the second level cache has an updated version of the data, wherein the bus controller reads the requested data provided by the second level cache controller.














Fig. 5.





11 Publication number: 0 461 926 A3

12)

EUROPEAN PATENT APPLICATION

21) Application number: 91305422.7

(5) Int. CI.5: G06F 12/08

(22) Date of filing: 14.06.91

30 Priority: 15.06.90 US 538894

43 Date of publication of application: 18.12.91 Bulletin 91/51

Designated Contracting States:

AT BE CH DE DK ES FR GB GR IT LI LU NL SE


(8) Date of deferred publication of search report: 06.05.92 Bulletin 92/19

 Applicant: Compaq Computer Corporation 20555 S.H. 249
 Houston Texas 77070 (US) (2) Inventor: Tipley, Roger E. 11611 Lakeview Drive Houston, Texas 77070 (US)

(74) Representative: Brunner, Michael John et al GILL JENNINGS & EVERY 53-64 Chancery Lane London WC2A 1HN (GB)

Multilevel inclusion in multilevel cache hierarchies.

A method for achieving multilevel inclusion in a computer system with first and second level caches. The caches align themselves on a 'way" basis by their respective cache controllers communicating with each other as to which blocks of data they are replacing and which of their cache ways are being filled with data. On first and second level cache read misses the first level cache controller provides way information to the second level cache controller to allow received data to be placed in the same way. On first level cache read misses and secand level cache read hits, the second level cache controller provides way information the first level cache controller, which ignores its replacement indication and places data in the indicated way. On processor writes the first level cache controller caches the writes and provides the way information to the second level cache controller which also caches the writes and uses the way information to select the proper way for data storage. An inclusion bit is set on data in the second level cache that is duplicated in the first level cache. Multilevel inclusion allows the second level cache controlier to perform the principal snooping responsibilities for both caches, thereby enabling the first level cache controller to avoid snooping duties until a first level cache snoop hit occurs. On a second level cache snoop hit, the second level cache controller checks the respective inclusion bit to determine if a copy of this data also resides in the first level cache. The first level cache controller is directed to snoop the bus only if the respective inclusion bit is set.





acesty	Canties of document with	SIDERED TO BE REL	_				
				Retrient to chains	CLASSIFICATION OF THE APPLICATION (Int. CLS.)		
	JOURNAL OF PARALLEL A	NO DISTRIBUTED COMPUTING	.	1,4-7,9,	906F12		_
·	val. 6, na. 3, June 1 pages 451 - 476:	989, DULUTH, MN US		11,12		••	
-		wel cache hierarchies:	•	1 1	•		
!	organizations, protoc	nis and margaments				_	
Ţ,	" page 459, line 24 -	11se 27 *		7			
·]	* page 461, paragraph	3,13 - page 462; figure	48				
	· • •	• •			• (3) • •		
-	" page 465, 11me 15 -	1 fne 18 =					
	page 469, paragraph	3.4 - page 472, paragrap	ih i				
	* Baco 473 14 17						
- 1	* page 473, line 37 - *Appendix C, page 474-	page 474, line 2 *	1	•			
	Try on a try page 474	page 4/6-	İ	1			
	CONFERENCE PROCEEDINGS	OF THE AMBILLE		1,4-7,9		-	
	INTERNATIONAL SYMPOSIU	M ON COMPUTER		11, 12			
1	ARCHITECTURE.			***			
	15, 1988, NEW YORK	us	•				
	Pages 73 - 80;			1			
- 1	multi-level cache hier	nclusion properties for		L			
	* page 74, peregraph 3	- Name 76 8	1		TECHNICAL	PELDS	_
-	* page 76, paragraph 4	- page 78, paragraph 4.1	.	<u> </u>	SEARCHED	(IEC. CLS)	
- 1	figure 7A *				COSF .	Annual teacher	,
				3			-
				7			
	•		- 1	i			
-		•	1		_		
				[F			
			-				
-							
-			l	1	•		- 1
-			1	İ			
		· · · · · · · · · · · · · · · · · · ·	T. V.				- [
				_ 3	•		- 1
				1.			1
	•	··· ··	. 1		•		1
	•	in the state					1
		<u> </u>			•		
	he present scarch report has be	en drawa up for all claims	.				1
	E HAGUE	Date of completes of the start	.	LEDAUT	<u> </u>		- ·
<u> </u>		04 HARCH 1992-		LEDRUT	₽.	•	1
	TEGORY OF CITED DOCUMEN		ried ple us	derlying the inve	ndoe		1
	arly relevant if taken alone	efter the fil	-: ::00	er, put pestition	ORDL COST		1